Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:24:27

0001 /**
0002  * @file
0003  *
0004  * @ingroup RTEMSScoreThread
0005  *
0006  * @brief This source file contains the implementation of _Thread_Dispatch().
0007  */
0008 
0009 /*
0010  * Copyright (C) 2015, 2017 embedded brains GmbH & Co. KG
0011  *
0012  * Redistribution and use in source and binary forms, with or without
0013  * modification, are permitted provided that the following conditions
0014  * are met:
0015  * 1. Redistributions of source code must retain the above copyright
0016  *    notice, this list of conditions and the following disclaimer.
0017  * 2. Redistributions in binary form must reproduce the above copyright
0018  *    notice, this list of conditions and the following disclaimer in the
0019  *    documentation and/or other materials provided with the distribution.
0020  *
0021  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0022  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0023  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
0024  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
0025  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
0026  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
0027  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
0028  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
0029  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
0030  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
0031  * POSSIBILITY OF SUCH DAMAGE.
0032  */
0033 
0034 #ifdef HAVE_CONFIG_H
0035 #include "config.h"
0036 #endif
0037 
0038 #include <rtems/score/threaddispatch.h>
0039 #include <rtems/score/assert.h>
0040 #include <rtems/score/isr.h>
0041 #include <rtems/score/threadimpl.h>
0042 
0043 void _Thread_Dispatch( void )
0044 {
0045   ISR_Level        level;
0046   Per_CPU_Control *cpu_self;
0047 
0048   _ISR_Local_disable( level );
0049 
0050   cpu_self = _Per_CPU_Get();
0051 
0052   if ( cpu_self->dispatch_necessary ) {
0053     _Profiling_Thread_dispatch_disable( cpu_self, 0 );
0054     _Assert( cpu_self->thread_dispatch_disable_level == 0 );
0055     cpu_self->thread_dispatch_disable_level = 1;
0056     _Thread_Do_dispatch( cpu_self, level );
0057   } else {
0058     _ISR_Local_enable( level );
0059   }
0060 }