![]() |
|
|||
File indexing completed on 2025-05-11 08:24:26
0001 /* SPDX-License-Identifier: BSD-2-Clause */ 0002 0003 /** 0004 * @file 0005 * 0006 * @ingroup RTEMSScorePerCPUData 0007 * 0008 * @brief This source file contains the per-CPU data linker set and its system 0009 * initialization handler. 0010 */ 0011 0012 /* 0013 * Copyright (C) 2019, 2021 embedded brains GmbH & Co. KG 0014 * 0015 * Redistribution and use in source and binary forms, with or without 0016 * modification, are permitted provided that the following conditions 0017 * are met: 0018 * 1. Redistributions of source code must retain the above copyright 0019 * notice, this list of conditions and the following disclaimer. 0020 * 2. Redistributions in binary form must reproduce the above copyright 0021 * notice, this list of conditions and the following disclaimer in the 0022 * documentation and/or other materials provided with the distribution. 0023 * 0024 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 0025 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 0026 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 0027 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 0028 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 0029 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 0030 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 0031 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 0032 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 0033 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 0034 * POSSIBILITY OF SUCH DAMAGE. 0035 */ 0036 0037 #ifdef HAVE_CONFIG_H 0038 #include "config.h" 0039 #endif 0040 0041 #include <rtems/score/percpudata.h> 0042 #include <rtems/score/interr.h> 0043 #include <rtems/score/memory.h> 0044 #include <rtems/config.h> 0045 #include <rtems/sysinit.h> 0046 0047 #include <string.h> 0048 0049 RTEMS_LINKER_RWSET( 0050 _Per_CPU_Data, 0051 #if defined(RTEMS_SMP) 0052 /* 0053 * In SMP configurations, prevent false cache line sharing of per-processor 0054 * data with a proper alignment. 0055 */ 0056 RTEMS_ALIGNED( CPU_CACHE_LINE_BYTES ) 0057 #endif 0058 char 0059 ); 0060 0061 #if defined(RTEMS_SMP) 0062 static void _Per_CPU_Data_initialize( void ) 0063 { 0064 uintptr_t size; 0065 0066 size = RTEMS_LINKER_SET_SIZE( _Per_CPU_Data ); 0067 0068 if ( size > 0 ) { 0069 char *data_begin; 0070 const Memory_Information *mem; 0071 Per_CPU_Control *cpu; 0072 uint32_t cpu_index; 0073 uint32_t cpu_max; 0074 0075 /* Prevent an out of bounds warning in the memcpy() below */ 0076 data_begin = RTEMS_LINKER_SET_BEGIN( _Per_CPU_Data ); 0077 RTEMS_OBFUSCATE_VARIABLE( data_begin ); 0078 0079 mem = _Memory_Get(); 0080 cpu = _Per_CPU_Get_by_index( 0 ); 0081 cpu->data = data_begin; 0082 0083 cpu_max = rtems_configuration_get_maximum_processors(); 0084 0085 for ( cpu_index = 1 ; cpu_index < cpu_max ; ++cpu_index ) { 0086 cpu = _Per_CPU_Get_by_index( cpu_index ); 0087 cpu->data = _Memory_Allocate( mem, size, CPU_CACHE_LINE_BYTES ); 0088 0089 if( cpu->data == NULL ) { 0090 _Internal_error( INTERNAL_ERROR_NO_MEMORY_FOR_PER_CPU_DATA ); 0091 } 0092 0093 memcpy( cpu->data, data_begin, size); 0094 } 0095 } 0096 } 0097 0098 RTEMS_SYSINIT_ITEM( 0099 _Per_CPU_Data_initialize, 0100 RTEMS_SYSINIT_PER_CPU_DATA, 0101 RTEMS_SYSINIT_ORDER_MIDDLE 0102 ); 0103 #endif
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |