![]() |
|
|||
File indexing completed on 2025-05-11 08:24:20
0001 /* SPDX-License-Identifier: BSD-2-Clause */ 0002 0003 /* PCI Access Library 0004 * 0005 * COPYRIGHT (c) 2010 Cobham Gaisler AB. 0006 * 0007 * Redistribution and use in source and binary forms, with or without 0008 * modification, are permitted provided that the following conditions 0009 * are met: 0010 * 1. Redistributions of source code must retain the above copyright 0011 * notice, this list of conditions and the following disclaimer. 0012 * 2. Redistributions in binary form must reproduce the above copyright 0013 * notice, this list of conditions and the following disclaimer in the 0014 * documentation and/or other materials provided with the distribution. 0015 * 0016 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 0017 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 0018 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 0019 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 0020 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 0021 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 0022 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 0023 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 0024 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 0025 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 0026 * POSSIBILITY OF SUCH DAMAGE. 0027 */ 0028 0029 #include <pci.h> 0030 #include <pci/access.h> 0031 0032 /* Read a 8-bit register over PCI I/O Space */ 0033 uint8_t pci_io_r8(uint32_t adr) 0034 { 0035 return pci_access_ops.io.read8((uint8_t *)adr); 0036 } 0037 0038 /* Read a 16-bit I/O Register */ 0039 uint16_t pci_io_r16(uint32_t adr) 0040 { 0041 return pci_access_ops.io.read16((uint16_t *)adr); 0042 } 0043 0044 /* Read a 32-bit I/O Register */ 0045 uint32_t pci_io_r32(uint32_t adr) 0046 { 0047 return pci_access_ops.io.read32((uint32_t *)adr); 0048 } 0049 0050 /* Write a 8-bit I/O Register */ 0051 void pci_io_w8(uint32_t adr, uint8_t data) 0052 { 0053 pci_access_ops.io.write8((uint8_t *)adr, data); 0054 } 0055 0056 /* Write a 16-bit I/O Register */ 0057 void pci_io_w16(uint32_t adr, uint16_t data) 0058 { 0059 pci_access_ops.io.write16((uint16_t *)adr, data); 0060 } 0061 0062 /* Write a 32-bit I/O Register */ 0063 void pci_io_w32(uint32_t adr, uint32_t data) 0064 { 0065 pci_access_ops.io.write32((uint32_t *)adr, data); 0066 }
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |