Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:24:20

0001 /* SPDX-License-Identifier: BSD-2-Clause */
0002 
0003 /*  PCI Access Library
0004  *
0005  *  COPYRIGHT (c) 2010 Cobham Gaisler AB.
0006  *
0007  * Redistribution and use in source and binary forms, with or without
0008  * modification, are permitted provided that the following conditions
0009  * are met:
0010  * 1. Redistributions of source code must retain the above copyright
0011  *    notice, this list of conditions and the following disclaimer.
0012  * 2. Redistributions in binary form must reproduce the above copyright
0013  *    notice, this list of conditions and the following disclaimer in the
0014  *    documentation and/or other materials provided with the distribution.
0015  *
0016  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0017  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0018  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
0019  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
0020  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
0021  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
0022  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
0023  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
0024  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
0025  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
0026  * POSSIBILITY OF SUCH DAMAGE.
0027  */
0028 
0029 #include <pci.h>
0030 #include <pci/access.h>
0031 
0032 /* Access Routines valid after a PCI-Access-Driver has registered */
0033 struct pci_access_drv pci_access_ops;
0034 
0035 /* Read a 8-bit register over configuration space */
0036 int pci_cfg_r8(pci_dev_t dev, int ofs, uint8_t *data)
0037 {
0038     return pci_access_ops.cfg.read8(dev, ofs, data);
0039 }
0040 
0041 /* Read a 16-bit register over configuration space */
0042 int pci_cfg_r16(pci_dev_t dev, int ofs, uint16_t *data)
0043 {
0044     return pci_access_ops.cfg.read16(dev, ofs, data);
0045 }
0046 
0047 /* Read a 32-bit register over configuration space */
0048 int pci_cfg_r32(pci_dev_t dev, int ofs, uint32_t *data)
0049 {
0050     return pci_access_ops.cfg.read32(dev, ofs, data);
0051 }
0052 
0053 /* Write a 8-bit register over configuration space */
0054 int pci_cfg_w8(pci_dev_t dev, int ofs, uint8_t data)
0055 {
0056     return pci_access_ops.cfg.write8(dev, ofs, data);
0057 }
0058 
0059 /* Write a 16-bit register over configuration space */
0060 int pci_cfg_w16(pci_dev_t dev, int ofs, uint16_t data)
0061 {
0062     return pci_access_ops.cfg.write16(dev, ofs, data);
0063 }
0064 
0065 /* Write a 32-bit register over configuration space */
0066 int pci_cfg_w32(pci_dev_t dev, int ofs, uint32_t data)
0067 {
0068     return pci_access_ops.cfg.write32(dev, ofs, data);
0069 }
0070 
0071 void pci_modify_cmdsts(pci_dev_t dev, uint32_t mask, uint32_t val)
0072 {
0073     uint32_t data;
0074 
0075     pci_cfg_r32(dev, PCIR_COMMAND, &data);
0076     data &= ~mask;
0077     data |= val;
0078     pci_cfg_w32(dev, PCIR_COMMAND, data);
0079 }
0080 
0081 /* Register a driver for handling access to PCI */
0082 int pci_access_drv_register(struct pci_access_drv *drv)
0083 {
0084     if (pci_access_ops.cfg.read8)
0085         return -1; /* Already registered a driver.. */
0086 
0087     pci_access_ops = *drv;
0088 
0089     return 0;
0090 }