Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:24:08

0001 /*
0002  * SPDX-License-Identifier: BSD-2-Clause
0003  *
0004  * Copyright (C) 2019 embedded brains GmbH & Co. KG
0005  *
0006  * Redistribution and use in source and binary forms, with or without
0007  * modification, are permitted provided that the following conditions
0008  * are met:
0009  * 1. Redistributions of source code must retain the above copyright
0010  *    notice, this list of conditions and the following disclaimer.
0011  * 2. Redistributions in binary form must reproduce the above copyright
0012  *    notice, this list of conditions and the following disclaimer in the
0013  *    documentation and/or other materials provided with the distribution.
0014  *
0015  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0016  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0017  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
0018  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
0019  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
0020  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
0021  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
0022  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
0023  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
0024  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
0025  * POSSIBILITY OF SUCH DAMAGE.
0026  */
0027 
0028 #include <rtems/score/smpimpl.h>
0029 #include <rtems/score/assert.h>
0030 #include <rtems/sysinit.h>
0031 #include <bsp.h>
0032 
0033 #define IPI_VECTOR SPARC_SYNCHRONOUS_TRAP( 0x91 )
0034 
0035 uint32_t _CPU_SMP_Get_current_processor( void )
0036 {
0037   return 0;
0038 }
0039 
0040 uint32_t _CPU_SMP_Initialize( void )
0041 {
0042   return 1;
0043 }
0044 
0045 bool _CPU_SMP_Start_processor( uint32_t cpu_index )
0046 {
0047   (void) cpu_index;
0048   return true;
0049 }
0050 
0051 void _CPU_SMP_Finalize_initialization( uint32_t cpu_count )
0052 {
0053   _Assert( cpu_count == 1 );
0054   (void) cpu_count;
0055 }
0056 
0057 void _CPU_SMP_Prepare_start_multitasking( void )
0058 {
0059 }
0060 
0061 void _CPU_SMP_Send_interrupt( uint32_t target_processor_index )
0062 {
0063   _Assert( target_processor_index == 0 );
0064   (void) target_processor_index;
0065   __asm__ volatile( "ta 0x11; nop " );
0066 }
0067 
0068 static rtems_isr bsp_inter_processor_interrupt(
0069   rtems_vector_number vector
0070 )
0071 {
0072   _SMP_Inter_processor_interrupt_handler( _Per_CPU_Get() );
0073 }
0074 
0075 static void erc32_install_inter_processor_interrupt( void )
0076 {
0077   set_vector( bsp_inter_processor_interrupt, IPI_VECTOR, 1 );
0078 }
0079 
0080 RTEMS_SYSINIT_ITEM(
0081   erc32_install_inter_processor_interrupt,
0082   RTEMS_SYSINIT_BSP_PRE_DRIVERS,
0083   RTEMS_SYSINIT_ORDER_LAST_BUT_5
0084 );