Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:24:07

0001 /* SPDX-License-Identifier: BSD-2-Clause */
0002 
0003 /**
0004  * @file
0005  *
0006  * @ingroup RTEMSImplClassicIntr
0007  *
0008  * @brief This source file contains the implementation of
0009  *   rtems_interrupt_get_attributes(), rtems_interrupt_vector_is_enabled(),
0010  *   rtems_interrupt_vector_enable() and rtems_interrupt_vector_disable().
0011  */
0012 
0013 /*
0014  * Copyright (C) 2021 embedded brains GmbH & Co. KG
0015  *
0016  * Redistribution and use in source and binary forms, with or without
0017  * modification, are permitted provided that the following conditions
0018  * are met:
0019  * 1. Redistributions of source code must retain the above copyright
0020  *    notice, this list of conditions and the following disclaimer.
0021  * 2. Redistributions in binary form must reproduce the above copyright
0022  *    notice, this list of conditions and the following disclaimer in the
0023  *    documentation and/or other materials provided with the distribution.
0024  *
0025  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0026  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0027  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
0028  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
0029  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
0030  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
0031  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
0032  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
0033  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
0034  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
0035  * POSSIBILITY OF SUCH DAMAGE.
0036  */
0037 
0038 #include <bsp/irq-generic.h>
0039 
0040 #include <string.h>
0041 
0042 rtems_status_code rtems_interrupt_get_attributes(
0043   rtems_vector_number         vector,
0044   rtems_interrupt_attributes *attributes
0045 )
0046 {
0047   rtems_status_code sc;
0048 
0049   if ( attributes == NULL ) {
0050     return RTEMS_INVALID_ADDRESS;
0051   }
0052 
0053   memset( attributes, 0, sizeof( *attributes ) );
0054 
0055   if ( !bsp_interrupt_is_valid_vector( vector ) ) {
0056     return RTEMS_INVALID_ID;
0057   }
0058 
0059   sc = bsp_interrupt_get_attributes( vector, attributes );
0060 #if !defined(RTEMS_SMP)
0061   attributes->can_raise_on = attributes->can_raise;
0062   attributes->can_get_affinity = true;
0063   attributes->can_set_affinity = true;
0064 #endif
0065 
0066   return sc;
0067 }
0068 
0069 rtems_status_code rtems_interrupt_vector_is_enabled(
0070   rtems_vector_number vector,
0071   bool               *enabled
0072 )
0073 {
0074   if ( enabled == NULL ) {
0075     return RTEMS_INVALID_ADDRESS;
0076   }
0077 
0078   if ( !bsp_interrupt_is_valid_vector( vector ) ) {
0079     return RTEMS_INVALID_ID;
0080   }
0081 
0082   return bsp_interrupt_vector_is_enabled( vector, enabled );
0083 }
0084 
0085 rtems_status_code rtems_interrupt_vector_enable( rtems_vector_number vector )
0086 {
0087   if ( !bsp_interrupt_is_valid_vector( vector ) ) {
0088     return RTEMS_INVALID_ID;
0089   }
0090 
0091   return bsp_interrupt_vector_enable( vector );
0092 }
0093 
0094 rtems_status_code rtems_interrupt_vector_disable( rtems_vector_number vector )
0095 {
0096   if ( !bsp_interrupt_is_valid_vector( vector ) ) {
0097     return RTEMS_INVALID_ID;
0098   }
0099 
0100   return bsp_interrupt_vector_disable( vector );
0101 }