Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:24:05

0001 /* SPDX-License-Identifier: BSD-2-Clause */
0002 
0003 /**
0004  * @file
0005  *
0006  * @ingroup RTEMSDeviceSerialZynq
0007  *
0008  * @brief This source file contains the definition of ::BSP_output_char and
0009  *   ::BSP_poll_char.
0010  */
0011 
0012 /*
0013  * Copyright (C) 2013, 2024 embedded brains GmbH & Co. KG
0014  *
0015  * Redistribution and use in source and binary forms, with or without
0016  * modification, are permitted provided that the following conditions
0017  * are met:
0018  * 1. Redistributions of source code must retain the above copyright
0019  *    notice, this list of conditions and the following disclaimer.
0020  * 2. Redistributions in binary form must reproduce the above copyright
0021  *    notice, this list of conditions and the following disclaimer in the
0022  *    documentation and/or other materials provided with the distribution.
0023  *
0024  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0025  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0026  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
0027  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
0028  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
0029  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
0030  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
0031  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
0032  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
0033  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
0034  * POSSIBILITY OF SUCH DAMAGE.
0035  */
0036 
0037 #include <rtems/bspIo.h>
0038 
0039 #include <bsp.h>
0040 #include <dev/serial/zynq-uart-regs.h>
0041 #include <rtems/sysinit.h>
0042 
0043 static void zynq_uart_kernel_output_char(char c)
0044 {
0045   volatile zynq_uart *regs =
0046     (volatile zynq_uart *) ZYNQ_UART_KERNEL_IO_BASE_ADDR;
0047 
0048   zynq_uart_write_char_polled(regs, c);
0049 }
0050 
0051 static int zynq_uart_kernel_poll_char(void)
0052 {
0053   volatile zynq_uart *regs =
0054     (volatile zynq_uart *) ZYNQ_UART_KERNEL_IO_BASE_ADDR;
0055 
0056   return zynq_uart_read_char_polled(regs);
0057 }
0058 
0059 static void zynq_uart_kernel_early_init(char c);
0060 
0061 static void zynq_uart_kernel_init(void)
0062 {
0063   volatile zynq_uart *regs =
0064     (volatile zynq_uart *) ZYNQ_UART_KERNEL_IO_BASE_ADDR;
0065 
0066   if (BSP_output_char != zynq_uart_kernel_early_init) {
0067     return;
0068   }
0069 
0070   zynq_uart_initialize(regs);
0071   BSP_output_char = zynq_uart_kernel_output_char;
0072 }
0073 
0074 static void zynq_uart_kernel_early_init(char c)
0075 {
0076   zynq_uart_kernel_init();
0077   zynq_uart_kernel_output_char(c);
0078 }
0079 
0080 BSP_output_char_function_type BSP_output_char = zynq_uart_kernel_early_init;
0081 
0082 BSP_polling_getchar_function_type BSP_poll_char = zynq_uart_kernel_poll_char;
0083 
0084 RTEMS_SYSINIT_ITEM(
0085   zynq_uart_kernel_init,
0086   RTEMS_SYSINIT_BSP_START,
0087   RTEMS_SYSINIT_ORDER_LAST_BUT_5
0088 );