![]() |
|
|||
File indexing completed on 2025-05-11 08:23:57
0001 /* GT64260 register base mapping on the MVME5500 0002 * 0003 * (C) Shuchen K. Feng <feng1@bnl.gov>,NSLS, 0004 * Brookhaven National Laboratory, 2003 0005 * 0006 */ 0007 #define _256M 0x10000000 0008 #define _512M 0x20000000 0009 0010 #define GT64260_REG_BASE 0xf1000000 /* Base of GT64260 Reg Space */ 0011 #define GT64260_REG_SPACE_SIZE 0x10000 /* 64Kb Internal Reg Space */ 0012 0013 #define GT64260_DEV1_BASE 0xf1100000 /* Device bank1(chip select 1) base 0014 */ 0015 #define GT64260_DEV1_SIZE 0x00100000 /* Device bank size */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |