Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:23:53

0001 /* SPDX-License-Identifier: BSD-2-Clause */
0002 
0003 /*
0004  * Copyright (C) 2008, 2013 embedded brains GmbH & Co. KG
0005  *
0006  * Redistribution and use in source and binary forms, with or without
0007  * modification, are permitted provided that the following conditions
0008  * are met:
0009  * 1. Redistributions of source code must retain the above copyright
0010  *    notice, this list of conditions and the following disclaimer.
0011  * 2. Redistributions in binary form must reproduce the above copyright
0012  *    notice, this list of conditions and the following disclaimer in the
0013  *    documentation and/or other materials provided with the distribution.
0014  *
0015  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0016  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0017  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
0018  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
0019  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
0020  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
0021  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
0022  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
0023  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
0024  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
0025  * POSSIBILITY OF SUCH DAMAGE.
0026  */
0027 
0028 #include <bsp.h>
0029 #include <bsp/u-boot.h>
0030 
0031 #include <libcpu/powerpc-utility.h>
0032 
0033 void bsp_restart(void *addr)
0034 {
0035   rtems_interrupt_level level;
0036   void (*start)(void) = addr;
0037   #ifdef HAS_UBOOT
0038     const void *mem_begin = (const void *) bsp_uboot_board_info.bi_memstart;
0039     size_t mem_size = bsp_uboot_board_info.bi_memsize;
0040   #else /* HAS_UBOOT */
0041     const void *mem_begin = bsp_ram_start;
0042     size_t mem_size = (size_t) bsp_ram_size;
0043   #endif /* HAS_UBOOT */
0044   uint32_t hid0;
0045 
0046   rtems_interrupt_disable(level);
0047   (void) level; /* avoid set but not used warning */
0048 
0049   PPC_SPECIAL_PURPOSE_REGISTER(HID0, hid0);
0050 
0051   if ((hid0 & HID0_DCE) != 0) {
0052     rtems_cache_flush_multiple_data_lines(mem_begin, mem_size);
0053   }
0054 
0055   hid0 &= ~(HID0_DCE | HID0_ICE);
0056 
0057   PPC_SET_SPECIAL_PURPOSE_REGISTER(HID0, hid0);
0058 
0059   (*start)();
0060 }