![]() |
|
|||
File indexing completed on 2025-05-11 08:23:50
0001 /* SPDX-License-Identifier: BSD-2-Clause */ 0002 0003 /** 0004 * @file 0005 * 0006 * This routine starts the application. It includes application, 0007 * board, and monitor specific initialization and configuration. 0008 * The generic CPU dependent initialization has been performed 0009 * before this routine is invoked. 0010 */ 0011 0012 /* 0013 * COPYRIGHT (c) 1989-2012. 0014 * On-Line Applications Research Corporation (OAR). 0015 * 0016 * Redistribution and use in source and binary forms, with or without 0017 * modification, are permitted provided that the following conditions 0018 * are met: 0019 * 1. Redistributions of source code must retain the above copyright 0020 * notice, this list of conditions and the following disclaimer. 0021 * 2. Redistributions in binary form must reproduce the above copyright 0022 * notice, this list of conditions and the following disclaimer in the 0023 * documentation and/or other materials provided with the distribution. 0024 * 0025 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 0026 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 0027 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 0028 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 0029 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 0030 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 0031 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 0032 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 0033 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 0034 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 0035 * POSSIBILITY OF SUCH DAMAGE. 0036 */ 0037 0038 #include <string.h> 0039 0040 #include <bsp.h> 0041 #include <libcpu/au1x00.h> 0042 #include <libcpu/isr_entries.h> 0043 #include <bsp/irq-generic.h> 0044 0045 void bsp_start( void ); 0046 0047 au1x00_uart_t *uart0 = (au1x00_uart_t *)AU1X00_UART0_ADDR; 0048 au1x00_uart_t *uart3 = (au1x00_uart_t *)AU1X00_UART3_ADDR; 0049 0050 /* 0051 * bsp_start 0052 * 0053 * This routine does the bulk of the system initialization. 0054 */ 0055 void bsp_start( void ) 0056 { 0057 unsigned int compare = 0; 0058 0059 mips_set_sr( 0x7f00 ); /* all interrupts unmasked but globally off */ 0060 /* depend on the IRC to take care of things */ 0061 __asm__ volatile ("mtc0 %0, $11\n" :: "r" (compare)); 0062 bsp_interrupt_initialize(); 0063 }
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |