LXR |
|
|
|
|||
File indexing completed on 2025-05-11 08:23:40
0001 /* Blackfin Core Timer Registers 0002 * 0003 * Copyright (c) 2008 Kallisti Labs, Los Gatos, CA, USA 0004 * written by Allan Hessenflow <allanh@kallisti.com> 0005 * 0006 * The license and distribution terms for this file may be 0007 * found in the file LICENSE in this distribution or at 0008 * http://www.rtems.org/license/LICENSE. 0009 */ 0010 0011 #ifndef _coreTimerRegs_h_ 0012 #define _coreTimerRegs_h_ 0013 0014 /* register addresses */ 0015 0016 #define TCNTL 0xffe03000 0017 #define TPERIOD 0xffe03004 0018 #define TSCALE 0xffe03008 0019 #define TCOUNT 0xffe0300c 0020 0021 0022 /* register fields */ 0023 0024 #define TCNTL_TINT 0x00000008 0025 #define TCNTL_TAUTORLD 0x00000004 0026 #define TCNTL_TMREN 0x00000002 0027 #define TCNTL_TMPWR 0x00000001 0028 0029 #endif /* _coreTimerRegs_h_ */
| [ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
|
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
|