Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:23:39

0001 /* SPDX-License-Identifier: BSD-2-Clause */
0002 
0003 /**
0004  * @file
0005  *
0006  * @ingroup RTEMSBSPsARMTMS570
0007  *
0008  * @brief This source file contains the bsp_reset() implementation.
0009  */
0010 
0011 /*
0012  * Copyright (C) 2014 Premysl Houdek <kom541000@gmail.com>
0013  *
0014  * Google Summer of Code 2014 at
0015  * Czech Technical University in Prague
0016  * Zikova 1903/4
0017  * 166 36 Praha 6
0018  * Czech Republic
0019  *
0020  * Redistribution and use in source and binary forms, with or without
0021  * modification, are permitted provided that the following conditions
0022  * are met:
0023  * 1. Redistributions of source code must retain the above copyright
0024  *    notice, this list of conditions and the following disclaimer.
0025  * 2. Redistributions in binary form must reproduce the above copyright
0026  *    notice, this list of conditions and the following disclaimer in the
0027  *    documentation and/or other materials provided with the distribution.
0028  *
0029  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0030  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0031  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
0032  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
0033  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
0034  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
0035  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
0036  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
0037  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
0038  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
0039  * POSSIBILITY OF SUCH DAMAGE.
0040  */
0041 
0042 #include <bsp/bootcard.h>
0043 #include <bsp/tms570.h>
0044 #include <bsp/tms570-pom.h>
0045 
0046 static void handle_esm_errors(uint32_t esm_irq_channel)
0047 {
0048    /* ESMR3 errors don't generate interrupts. */
0049    if (esm_irq_channel < 0x20u) {
0050      TMS570_ESM.SR[0] = 1 << esm_irq_channel;
0051    } else if (esm_irq_channel < 0x40u) {
0052      TMS570_ESM.SR[1] = 1 << (esm_irq_channel - 32u);
0053    } else if (esm_irq_channel < 0x60u) {
0054      TMS570_ESM.SR4 = 1 << (esm_irq_channel - 64u);
0055    }
0056 }
0057 
0058 void bsp_reset( rtems_fatal_source source, rtems_fatal_code code )
0059 {
0060    rtems_interrupt_level level;
0061    uint32_t esm_irq_channel;
0062 
0063    (void) source;
0064    (void) code;
0065 
0066    rtems_interrupt_disable(level);
0067    (void) level;
0068 
0069    tms570_pom_initialize_and_clear();
0070    esm_irq_channel = TMS570_ESM.IOFFHR - 1;
0071 
0072    if (esm_irq_channel) {
0073      handle_esm_errors(esm_irq_channel);
0074    }
0075 
0076    /* Reset the board */
0077    /* write of value other than 1 cause system reset */
0078    TMS570_SYS1.SYSECR = TMS570_SYS1_SYSECR_RESET(2);
0079    RTEMS_UNREACHABLE();
0080 }