File indexing completed on 2025-05-11 08:23:36
0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014
0015
0016
0017
0018
0019
0020 #ifndef STM32H7xx_HAL_PSSI_H
0021 #define STM32H7xx_HAL_PSSI_H
0022
0023 #ifdef __cplusplus
0024 extern "C" {
0025 #endif
0026
0027
0028 #include "stm32h7xx_hal_def.h"
0029
0030
0031
0032
0033 #if defined(PSSI)
0034
0035 #ifndef USE_HAL_PSSI_REGISTER_CALLBACKS
0036
0037 #define USE_HAL_PSSI_REGISTER_CALLBACKS 0U
0038 #endif
0039
0040
0041
0042
0043
0044
0045
0046
0047
0048
0049
0050
0051
0052
0053
0054
0055 typedef struct
0056 {
0057 uint32_t DataWidth;
0058
0059 uint32_t BusWidth;
0060
0061 uint32_t ControlSignal;
0062
0063 uint32_t ClockPolarity;
0064
0065 uint32_t DataEnablePolarity;
0066
0067 uint32_t ReadyPolarity;
0068
0069
0070 } PSSI_InitTypeDef;
0071
0072
0073
0074
0075
0076 typedef enum
0077 {
0078 HAL_PSSI_STATE_RESET = 0x00U,
0079 HAL_PSSI_STATE_READY = 0x01U,
0080 HAL_PSSI_STATE_BUSY = 0x02U,
0081 HAL_PSSI_STATE_BUSY_TX = 0x03U,
0082 HAL_PSSI_STATE_BUSY_RX = 0x04U,
0083 HAL_PSSI_STATE_TIMEOUT = 0x05U,
0084 HAL_PSSI_STATE_ERROR = 0x06U,
0085 HAL_PSSI_STATE_ABORT = 0x07U,
0086
0087 } HAL_PSSI_StateTypeDef;
0088
0089
0090
0091
0092 #if (USE_HAL_PSSI_REGISTER_CALLBACKS == 1)
0093 typedef struct __PSSI_HandleTypeDef
0094 #else
0095 typedef struct
0096 #endif
0097 {
0098 PSSI_TypeDef *Instance;
0099 PSSI_InitTypeDef Init;
0100 uint32_t *pBuffPtr;
0101 uint32_t XferCount;
0102 uint32_t XferSize;
0103 #if defined(HAL_DMA_MODULE_ENABLED)
0104 DMA_HandleTypeDef *hdmatx;
0105 DMA_HandleTypeDef *hdmarx;
0106 #endif
0107
0108 #if (USE_HAL_PSSI_REGISTER_CALLBACKS == 1)
0109 void (* TxCpltCallback)(struct __PSSI_HandleTypeDef *hpssi);
0110 void (* RxCpltCallback)(struct __PSSI_HandleTypeDef *hpssi);
0111 void (* ErrorCallback)(struct __PSSI_HandleTypeDef *hpssi);
0112 void (* AbortCpltCallback)(struct __PSSI_HandleTypeDef *hpssi);
0113
0114 void (* MspInitCallback)(struct __PSSI_HandleTypeDef *hpssi);
0115 void (* MspDeInitCallback)(struct __PSSI_HandleTypeDef *hpssi);
0116 #endif
0117
0118 HAL_LockTypeDef Lock;
0119 __IO HAL_PSSI_StateTypeDef State;
0120 __IO uint32_t ErrorCode;
0121
0122 } PSSI_HandleTypeDef;
0123
0124 #if (USE_HAL_PSSI_REGISTER_CALLBACKS == 1)
0125
0126
0127
0128 typedef void (*pPSSI_CallbackTypeDef)(PSSI_HandleTypeDef *hpssi);
0129
0130
0131
0132
0133 typedef enum
0134 {
0135 HAL_PSSI_TX_COMPLETE_CB_ID = 0x00U,
0136 HAL_PSSI_RX_COMPLETE_CB_ID = 0x01U,
0137 HAL_PSSI_ERROR_CB_ID = 0x03U,
0138 HAL_PSSI_ABORT_CB_ID = 0x04U,
0139
0140 HAL_PSSI_MSPINIT_CB_ID = 0x05U,
0141 HAL_PSSI_MSPDEINIT_CB_ID = 0x06U
0142
0143 } HAL_PSSI_CallbackIDTypeDef;
0144 #endif
0145
0146
0147
0148
0149
0150
0151
0152
0153
0154
0155
0156
0157
0158
0159
0160 #define HAL_PSSI_ERROR_NONE 0x00000000U
0161 #define HAL_PSSI_ERROR_NOT_SUPPORTED 0x00000001U
0162 #define HAL_PSSI_ERROR_UNDER_RUN 0x00000002U
0163 #define HAL_PSSI_ERROR_OVER_RUN 0x00000004U
0164 #define HAL_PSSI_ERROR_DMA 0x00000008U
0165 #define HAL_PSSI_ERROR_TIMEOUT 0x00000010U
0166 #if (USE_HAL_PSSI_REGISTER_CALLBACKS == 1)
0167 #define HAL_PSSI_ERROR_INVALID_CALLBACK 0x00000020U
0168 #endif
0169
0170
0171
0172
0173
0174
0175
0176
0177
0178
0179 #define HAL_PSSI_8BITS 0x00000000U
0180 #define HAL_PSSI_16BITS 0x00000001U
0181 #define HAL_PSSI_32BITS 0x00000002U
0182
0183
0184
0185
0186
0187
0188
0189
0190
0191 #define HAL_PSSI_8LINES 0x00000000U
0192 #define HAL_PSSI_16LINES PSSI_CR_EDM
0193
0194
0195
0196
0197
0198
0199
0200 #define HAL_PSSI_UNIDIRECTIONAL 0x00000000U
0201 #define HAL_PSSI_BIDIRECTIONAL 0x00000001U
0202
0203
0204
0205
0206
0207
0208
0209
0210 #define HAL_PSSI_DE_RDY_DISABLE (0x0U << PSSI_CR_DERDYCFG_Pos)
0211 #define HAL_PSSI_RDY_ENABLE (0x1U << PSSI_CR_DERDYCFG_Pos)
0212 #define HAL_PSSI_DE_ENABLE (0x2U << PSSI_CR_DERDYCFG_Pos)
0213 #define HAL_PSSI_DE_RDY_ALT_ENABLE (0x3U << PSSI_CR_DERDYCFG_Pos)
0214 #define HAL_PSSI_MAP_RDY_BIDIR_ENABLE (0x4U << PSSI_CR_DERDYCFG_Pos)
0215 #define HAL_PSSI_RDY_MAP_ENABLE (0x5U << PSSI_CR_DERDYCFG_Pos)
0216 #define HAL_PSSI_DE_MAP_ENABLE (0x6U << PSSI_CR_DERDYCFG_Pos)
0217 #define HAL_PSSI_MAP_DE_BIDIR_ENABLE (0x7U << PSSI_CR_DERDYCFG_Pos)
0218
0219
0220
0221
0222
0223
0224
0225
0226
0227
0228 #define HAL_PSSI_DEPOL_ACTIVE_LOW 0x0U
0229 #define HAL_PSSI_DEPOL_ACTIVE_HIGH PSSI_CR_DEPOL
0230
0231
0232
0233
0234
0235
0236
0237 #define HAL_PSSI_RDYPOL_ACTIVE_LOW 0x0U
0238 #define HAL_PSSI_RDYPOL_ACTIVE_HIGH PSSI_CR_RDYPOL
0239
0240
0241
0242
0243
0244
0245
0246
0247 #define HAL_PSSI_FALLING_EDGE 0x0U
0248 #define HAL_PSSI_RISING_EDGE 0x1U
0249
0250
0251
0252
0253
0254
0255
0256
0257
0258
0259 #define PSSI_MAX_NBYTE_SIZE 0x10000U
0260 #define PSSI_TIMEOUT_TRANSMIT 0x0000FFFFU
0261
0262 #define PSSI_CR_OUTEN_INPUT 0x00000000U
0263 #define PSSI_CR_OUTEN_OUTPUT PSSI_CR_OUTEN
0264
0265 #define PSSI_CR_DMA_ENABLE PSSI_CR_DMAEN
0266 #define PSSI_CR_DMA_DISABLE (~PSSI_CR_DMAEN)
0267
0268 #define PSSI_CR_16BITS PSSI_CR_EDM
0269 #define PSSI_CR_8BITS (~PSSI_CR_EDM)
0270
0271 #define PSSI_FLAG_RTT1B PSSI_SR_RTT1B
0272 #define PSSI_FLAG_RTT4B PSSI_SR_RTT4B
0273
0274
0275
0276
0277
0278
0279
0280
0281
0282
0283
0284
0285 #define PSSI_FLAG_OVR_RIS PSSI_RIS_OVR_RIS
0286 #define PSSI_FLAG_MASK PSSI_RIS_OVR_RIS_Msk
0287 #define PSSI_FLAG_OVR_MIS PSSI_MIS_OVR_MIS
0288
0289
0290
0291
0292
0293
0294
0295
0296
0297
0298
0299
0300
0301
0302
0303
0304
0305
0306
0307 #if (USE_HAL_PSSI_REGISTER_CALLBACKS == 1)
0308 #define HAL_PSSI_RESET_HANDLE_STATE(__HANDLE__) do{ \
0309 (__HANDLE__)->State = HAL_PSSI_STATE_RESET;\
0310 (__HANDLE__)->MspInitCallback = NULL; \
0311 (__HANDLE__)->MspDeInitCallback = NULL; \
0312 }while(0)
0313 #else
0314 #define HAL_PSSI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_PSSI_STATE_RESET)
0315 #endif
0316
0317
0318
0319
0320
0321
0322
0323 #define HAL_PSSI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= PSSI_CR_ENABLE)
0324
0325
0326
0327
0328
0329 #define HAL_PSSI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= (~PSSI_CR_ENABLE))
0330
0331
0332
0333
0334
0335
0336
0337
0338
0339
0340
0341
0342 #define HAL_PSSI_GET_STATUS(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR & (__FLAG__))
0343
0344
0345
0346
0347
0348
0349
0350
0351
0352
0353
0354
0355 #define HAL_PSSI_GET_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->RIS & (__FLAG__))
0356
0357
0358
0359
0360
0361
0362
0363
0364
0365 #define HAL_PSSI_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__))
0366
0367
0368
0369
0370
0371
0372
0373
0374
0375 #define HAL_PSSI_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__))
0376
0377
0378
0379
0380
0381
0382
0383
0384
0385 #define HAL_PSSI_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER &= ~(__INTERRUPT__))
0386
0387
0388
0389
0390
0391
0392
0393
0394
0395 #define HAL_PSSI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER & (__INTERRUPT__))
0396
0397
0398
0399
0400
0401
0402
0403
0404 #define IS_PSSI_CONTROL_SIGNAL(__CONTROL__) (((__CONTROL__) == HAL_PSSI_DE_RDY_DISABLE ) || \
0405 ((__CONTROL__) == HAL_PSSI_RDY_ENABLE ) || \
0406 ((__CONTROL__) == HAL_PSSI_DE_ENABLE ) || \
0407 ((__CONTROL__) == HAL_PSSI_DE_RDY_ALT_ENABLE ) || \
0408 ((__CONTROL__) == HAL_PSSI_MAP_RDY_BIDIR_ENABLE ) || \
0409 ((__CONTROL__) == HAL_PSSI_RDY_MAP_ENABLE ) || \
0410 ((__CONTROL__) == HAL_PSSI_DE_MAP_ENABLE ) || \
0411 ((__CONTROL__) == HAL_PSSI_MAP_DE_BIDIR_ENABLE ))
0412
0413
0414
0415
0416
0417
0418
0419
0420
0421 #define IS_PSSI_BUSWIDTH(__BUSWIDTH__) (((__BUSWIDTH__) == HAL_PSSI_8LINES ) || \
0422 ((__BUSWIDTH__) == HAL_PSSI_16LINES ))
0423
0424
0425
0426
0427
0428
0429
0430
0431 #define IS_PSSI_CLOCK_POLARITY(__CLOCKPOL__) (((__CLOCKPOL__) == HAL_PSSI_FALLING_EDGE ) || \
0432 ((__CLOCKPOL__) == HAL_PSSI_RISING_EDGE ))
0433
0434
0435
0436
0437
0438
0439
0440
0441 #define IS_PSSI_DE_POLARITY(__DEPOL__) (((__DEPOL__) == HAL_PSSI_DEPOL_ACTIVE_LOW ) || \
0442 ((__DEPOL__) == HAL_PSSI_DEPOL_ACTIVE_HIGH ))
0443
0444
0445
0446
0447
0448
0449
0450 #define IS_PSSI_RDY_POLARITY(__RDYPOL__) (((__RDYPOL__) == HAL_PSSI_RDYPOL_ACTIVE_LOW ) || \
0451 ((__RDYPOL__) == HAL_PSSI_RDYPOL_ACTIVE_HIGH ))
0452
0453
0454
0455
0456
0457
0458
0459
0460
0461
0462
0463
0464
0465
0466
0467
0468 HAL_StatusTypeDef HAL_PSSI_Init(PSSI_HandleTypeDef *hpssi);
0469 HAL_StatusTypeDef HAL_PSSI_DeInit(PSSI_HandleTypeDef *hpssi);
0470 void HAL_PSSI_MspInit(PSSI_HandleTypeDef *hpssi);
0471 void HAL_PSSI_MspDeInit(PSSI_HandleTypeDef *hpssi);
0472
0473 #if (USE_HAL_PSSI_REGISTER_CALLBACKS == 1)
0474 HAL_StatusTypeDef HAL_PSSI_RegisterCallback(PSSI_HandleTypeDef *hpssi, HAL_PSSI_CallbackIDTypeDef CallbackID,
0475 pPSSI_CallbackTypeDef pCallback);
0476 HAL_StatusTypeDef HAL_PSSI_UnRegisterCallback(PSSI_HandleTypeDef *hpssi, HAL_PSSI_CallbackIDTypeDef CallbackID);
0477 #endif
0478
0479
0480
0481
0482
0483
0484
0485
0486
0487
0488
0489 HAL_StatusTypeDef HAL_PSSI_Transmit(PSSI_HandleTypeDef *hpssi, uint8_t *pData, uint32_t Size, uint32_t Timeout);
0490 HAL_StatusTypeDef HAL_PSSI_Receive(PSSI_HandleTypeDef *hpssi, uint8_t *pData, uint32_t Size, uint32_t Timeout);
0491 #if defined(HAL_DMA_MODULE_ENABLED)
0492 HAL_StatusTypeDef HAL_PSSI_Transmit_DMA(PSSI_HandleTypeDef *hpssi, uint32_t *pData, uint32_t Size);
0493 HAL_StatusTypeDef HAL_PSSI_Receive_DMA(PSSI_HandleTypeDef *hpssi, uint32_t *pData, uint32_t Size);
0494 HAL_StatusTypeDef HAL_PSSI_Abort_DMA(PSSI_HandleTypeDef *hpssi);
0495 #endif
0496
0497
0498
0499
0500
0501
0502
0503
0504
0505
0506 HAL_PSSI_StateTypeDef HAL_PSSI_GetState(const PSSI_HandleTypeDef *hpssi);
0507 uint32_t HAL_PSSI_GetError(const PSSI_HandleTypeDef *hpssi);
0508
0509
0510
0511
0512
0513
0514
0515
0516
0517 void HAL_PSSI_IRQHandler(PSSI_HandleTypeDef *hpssi);
0518 void HAL_PSSI_TxCpltCallback(PSSI_HandleTypeDef *hpssi);
0519 void HAL_PSSI_RxCpltCallback(PSSI_HandleTypeDef *hpssi);
0520 void HAL_PSSI_ErrorCallback(PSSI_HandleTypeDef *hpssi);
0521 void HAL_PSSI_AbortCpltCallback(PSSI_HandleTypeDef *hpssi);
0522
0523
0524
0525
0526
0527
0528
0529
0530
0531
0532
0533
0534
0535
0536
0537
0538
0539
0540
0541
0542 #endif
0543
0544
0545
0546
0547
0548
0549 #ifdef __cplusplus
0550 }
0551 #endif
0552
0553 #endif
0554