![]() |
|
|||
File indexing completed on 2025-05-11 08:23:06
0001 /* SPDX-License-Identifier: BSD-2-Clause */ 0002 0003 /** 0004 * @file 0005 * 0006 * @ingroup RTEMSBSPsARMSTM32H7 0007 * 0008 * @brief This source file contains the SPI2 pin configuration. 0009 */ 0010 0011 /* 0012 * Copyright (C) 2024 On-Line Applications Research (OAR) Corporation 0013 * 0014 * Redistribution and use in source and binary forms, with or without 0015 * modification, are permitted provided that the following conditions 0016 * are met: 0017 * 1. Redistributions of source code must retain the above copyright 0018 * notice, this list of conditions and the following disclaimer. 0019 * 2. Redistributions in binary form must reproduce the above copyright 0020 * notice, this list of conditions and the following disclaimer in the 0021 * documentation and/or other materials provided with the distribution. 0022 * 0023 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 0024 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 0025 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 0026 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 0027 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 0028 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 0029 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 0030 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 0031 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 0032 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 0033 * POSSIBILITY OF SUCH DAMAGE. 0034 */ 0035 0036 #ifdef HAVE_CONFIG_H 0037 #include "config.h" 0038 #endif 0039 0040 #include <stm32h7/hal.h> 0041 0042 /* Only defined if it is configured for this board */ 0043 #ifdef SPI2 0044 0045 const stm32h7_spi_config stm32h7_spi2_config = { 0046 .cs_gpio = { 0047 { 0048 .regs = GPIOA, 0049 .config = { 0050 .Pin = GPIO_PIN_15, 0051 .Mode = GPIO_MODE_OUTPUT_PP, 0052 .Speed = GPIO_SPEED_FREQ_LOW, 0053 } 0054 }, 0055 {0} 0056 }, 0057 .sck_gpio = { 0058 .regs = GPIOD, 0059 .config = { 0060 .Pin = GPIO_PIN_3, 0061 .Mode = GPIO_MODE_AF_PP, 0062 .Pull = GPIO_NOPULL, 0063 .Speed = GPIO_SPEED_FREQ_LOW, 0064 .Alternate = GPIO_AF5_SPI2 0065 } 0066 }, 0067 .miso_gpio = { 0068 .regs = GPIOI, 0069 .config = { 0070 .Pin = GPIO_PIN_2, 0071 .Mode = GPIO_MODE_AF_PP, 0072 .Pull = GPIO_NOPULL, 0073 .Speed = GPIO_SPEED_FREQ_LOW, 0074 .Alternate = GPIO_AF5_SPI2 0075 } 0076 }, 0077 .mosi_gpio = { 0078 .regs = GPIOB, 0079 .config = { 0080 .Pin = GPIO_PIN_15, 0081 .Mode = GPIO_MODE_AF_PP, 0082 .Pull = GPIO_NOPULL, 0083 .Speed = GPIO_SPEED_FREQ_LOW, 0084 .Alternate = GPIO_AF5_SPI2 0085 } 0086 }, 0087 .max_speed_hz = 40000000 0088 }; 0089 0090 #endif /* SPI2 */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |