![]() |
|
|||
File indexing completed on 2025-05-11 08:23:05
0001 /* SPDX-License-Identifier: BSD-2-Clause */ 0002 0003 /* 0004 * Copyright (c) 2015 embedded brains GmbH & Co. KG 0005 * 0006 * Redistribution and use in source and binary forms, with or without 0007 * modification, are permitted provided that the following conditions 0008 * are met: 0009 * 1. Redistributions of source code must retain the above copyright 0010 * notice, this list of conditions and the following disclaimer. 0011 * 2. Redistributions in binary form must reproduce the above copyright 0012 * notice, this list of conditions and the following disclaimer in the 0013 * documentation and/or other materials provided with the distribution. 0014 * 0015 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 0016 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 0017 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 0018 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 0019 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 0020 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 0021 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 0022 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 0023 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 0024 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 0025 * POSSIBILITY OF SUCH DAMAGE. 0026 */ 0027 0028 #include <rtems.h> 0029 #include <rtems/score/armv7m.h> 0030 0031 #include <bsp/bootcard.h> 0032 #include <bsp/start.h> 0033 0034 #ifdef ARM_MULTILIB_ARCH_V7M 0035 0036 BSP_START_TEXT_SECTION __attribute__((flatten)) void 0037 bsp_reset( rtems_fatal_source source, rtems_fatal_code code ) 0038 { 0039 rtems_interrupt_level level; 0040 0041 (void) source; 0042 (void) code; 0043 0044 rtems_interrupt_local_disable(level); 0045 (void) level; 0046 0047 _ARMV7M_SCB->aircr = ARMV7M_SCB_AIRCR_VECTKEY 0048 | ARMV7M_SCB_AIRCR_SYSRESETREQ; 0049 0050 while (true) { 0051 /* Do nothing */ 0052 } 0053 } 0054 0055 #endif /* ARM_MULTILIB_ARCH_V7M */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |