Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:23:03

0001 /* SPDX-License-Identifier: BSD-2-Clause */
0002 
0003 /**
0004  * @file
0005  *
0006  * @ingroup RTEMSImplClassicIntr
0007  *
0008  * @brief LPC24XX interrupt definitions.
0009  */
0010 
0011 /*
0012  * Copyright (C) 2008, 2012 embedded brains GmbH & Co. KG
0013  *
0014  * Redistribution and use in source and binary forms, with or without
0015  * modification, are permitted provided that the following conditions
0016  * are met:
0017  * 1. Redistributions of source code must retain the above copyright
0018  *    notice, this list of conditions and the following disclaimer.
0019  * 2. Redistributions in binary form must reproduce the above copyright
0020  *    notice, this list of conditions and the following disclaimer in the
0021  *    documentation and/or other materials provided with the distribution.
0022  *
0023  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0024  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0025  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
0026  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
0027  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
0028  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
0029  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
0030  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
0031  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
0032  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
0033  * POSSIBILITY OF SUCH DAMAGE.
0034  */
0035 
0036 #ifndef LIBBSP_ARM_LPC24XX_IRQ_H
0037 #define LIBBSP_ARM_LPC24XX_IRQ_H
0038 
0039 #ifndef ASM
0040   #include <rtems.h>
0041   #include <rtems/irq.h>
0042   #include <rtems/irq-extension.h>
0043 #endif
0044 
0045 /**
0046  * @addtogroup RTEMSImplClassicIntr
0047  *
0048  * @{
0049  */
0050 
0051 #ifdef ARM_MULTILIB_ARCH_V4
0052   #define LPC24XX_IRQ_WDT 0
0053   #define LPC24XX_IRQ_SOFTWARE 1
0054   #define LPC24XX_IRQ_ARM_CORE_0 2
0055   #define LPC24XX_IRQ_ARM_CORE_1 3
0056   #define LPC24XX_IRQ_TIMER_0 4
0057   #define LPC24XX_IRQ_TIMER_1 5
0058   #define LPC24XX_IRQ_UART_0 6
0059   #define LPC24XX_IRQ_UART_1 7
0060   #define LPC24XX_IRQ_PWM 8
0061   #define LPC24XX_IRQ_I2C_0 9
0062   #define LPC24XX_IRQ_SPI_SSP_0 10
0063   #define LPC24XX_IRQ_SSP_1 11
0064   #define LPC24XX_IRQ_PLL 12
0065   #define LPC24XX_IRQ_RTC 13
0066   #define LPC24XX_IRQ_EINT_0 14
0067   #define LPC24XX_IRQ_EINT_1 15
0068   #define LPC24XX_IRQ_EINT_2 16
0069   #define LPC24XX_IRQ_EINT_3 17
0070   #define LPC24XX_IRQ_ADC_0 18
0071   #define LPC24XX_IRQ_I2C_1 19
0072   #define LPC24XX_IRQ_BOD 20
0073   #define LPC24XX_IRQ_ETHERNET 21
0074   #define LPC24XX_IRQ_USB 22
0075   #define LPC24XX_IRQ_CAN 23
0076   #define LPC24XX_IRQ_SD_MMC 24
0077   #define LPC24XX_IRQ_DMA 25
0078   #define LPC24XX_IRQ_TIMER_2 26
0079   #define LPC24XX_IRQ_TIMER_3 27
0080   #define LPC24XX_IRQ_UART_2 28
0081   #define LPC24XX_IRQ_UART_3 29
0082   #define LPC24XX_IRQ_I2C_2 30
0083   #define LPC24XX_IRQ_I2S 31
0084 
0085   #define BSP_INTERRUPT_VECTOR_COUNT 32
0086 #else
0087   #define LPC24XX_IRQ_WDT 0
0088   #define LPC24XX_IRQ_TIMER_0 1
0089   #define LPC24XX_IRQ_TIMER_1 2
0090   #define LPC24XX_IRQ_TIMER_2 3
0091   #define LPC24XX_IRQ_TIMER_3 4
0092   #define LPC24XX_IRQ_UART_0 5
0093   #define LPC24XX_IRQ_UART_1 6
0094   #define LPC24XX_IRQ_UART_2 7
0095   #define LPC24XX_IRQ_UART_3 8
0096   #define LPC24XX_IRQ_PWM_1 9
0097   #define LPC24XX_IRQ_I2C_0 10
0098   #define LPC24XX_IRQ_I2C_1 11
0099   #define LPC24XX_IRQ_I2C_2 12
0100   #define LPC24XX_IRQ_SPI_SSP_0 14
0101   #define LPC24XX_IRQ_SSP_1 15
0102   #define LPC24XX_IRQ_PLL 16
0103   #define LPC24XX_IRQ_RTC 17
0104   #define LPC24XX_IRQ_EINT_0 18
0105   #define LPC24XX_IRQ_EINT_1 19
0106   #define LPC24XX_IRQ_EINT_2 20
0107   #define LPC24XX_IRQ_EINT_3 21
0108   #define LPC24XX_IRQ_ADC_0 22
0109   #define LPC24XX_IRQ_BOD 23
0110   #define LPC24XX_IRQ_USB 24
0111   #define LPC24XX_IRQ_CAN 25
0112   #define LPC24XX_IRQ_DMA 26
0113   #define LPC24XX_IRQ_I2S 27
0114   #define LPC24XX_IRQ_ETHERNET 28
0115   #define LPC24XX_IRQ_SD_MMC 29
0116   #define LPC24XX_IRQ_MCPWM 30
0117   #define LPC24XX_IRQ_QEI 31
0118   #define LPC24XX_IRQ_PLL_ALT 32
0119   #define LPC24XX_IRQ_USB_ACTIVITY 33
0120   #define LPC24XX_IRQ_CAN_ACTIVITY 34
0121   #define LPC24XX_IRQ_UART_4 35
0122   #define LPC24XX_IRQ_SSP_2 36
0123   #define LPC24XX_IRQ_LCD 37
0124   #define LPC24XX_IRQ_GPIO 38
0125   #define LPC24XX_IRQ_PWM 39
0126   #define LPC24XX_IRQ_EEPROM 40
0127 
0128   #define BSP_INTERRUPT_VECTOR_COUNT 41
0129 #endif
0130 
0131 #define LPC24XX_IRQ_PRIORITY_VALUE_MIN 0
0132 #ifdef ARM_MULTILIB_ARCH_V4
0133   #define LPC24XX_IRQ_PRIORITY_VALUE_MAX 15
0134 #else
0135   #define LPC24XX_IRQ_PRIORITY_VALUE_MAX 255
0136 #endif
0137 #define LPC24XX_IRQ_PRIORITY_COUNT (LPC24XX_IRQ_PRIORITY_VALUE_MAX + 1)
0138 #define LPC24XX_IRQ_PRIORITY_HIGHEST LPC24XX_IRQ_PRIORITY_VALUE_MIN
0139 #define LPC24XX_IRQ_PRIORITY_LOWEST LPC24XX_IRQ_PRIORITY_VALUE_MAX
0140 
0141 /** @} */
0142 
0143 #endif /* LIBBSP_ARM_LPC24XX_IRQ_H */