![]() |
|
|||
File indexing completed on 2025-05-11 08:23:01
0001 /* 0002 * Copyright (c) 2016, Freescale Semiconductor, Inc. 0003 * Copyright 2016-2017 NXP 0004 * All rights reserved. 0005 * 0006 * SPDX-License-Identifier: BSD-3-Clause 0007 */ 0008 0009 #include "fsl_src.h" 0010 0011 /* Component ID definition, used by tools. */ 0012 #ifndef FSL_COMPONENT_ID 0013 #define FSL_COMPONENT_ID "platform.drivers.src" 0014 #endif 0015 0016 /******************************************************************************* 0017 * Prototypes 0018 ******************************************************************************/ 0019 0020 /******************************************************************************* 0021 * Variables 0022 ******************************************************************************/ 0023 0024 /******************************************************************************* 0025 * Code 0026 ******************************************************************************/ 0027 0028 /*! 0029 * brief Clear the status flags of SRC. 0030 * 0031 * param base SRC peripheral base address. 0032 * param Mask value of status flags to be cleared, see to #_src_reset_status_flags. 0033 */ 0034 void SRC_ClearResetStatusFlags(SRC_Type *base, uint32_t flags) 0035 { 0036 uint32_t tmp32 = base->SRSR; 0037 0038 if (0U != (SRC_SRSR_TSR_MASK & flags)) 0039 { 0040 tmp32 &= ~SRC_SRSR_TSR_MASK; /* Write 0 to clear. */ 0041 } 0042 0043 if (0U != (SRC_SRSR_W1C_BITS_MASK & flags)) 0044 { 0045 tmp32 |= (SRC_SRSR_W1C_BITS_MASK & flags); /* Write 1 to clear. */ 0046 } 0047 0048 base->SRSR = tmp32; 0049 }
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |