![]() |
|
|||
File indexing completed on 2025-05-11 08:22:51
0001 /* 0002 * Copyright 2014-2016 Freescale Semiconductor, Inc. 0003 * Copyright 2016-2018 NXP 0004 * All rights reserved. 0005 * 0006 * SPDX-License-Identifier: BSD-3-Clause 0007 * 0008 */ 0009 0010 #ifndef __FSL_DEVICE_REGISTERS_H__ 0011 #define __FSL_DEVICE_REGISTERS_H__ 0012 0013 #ifdef __rtems__ 0014 #include <bspopts.h> 0015 #endif /* __rtems__ */ 0016 /* 0017 * Include the cpu specific register header files. 0018 * 0019 * The CPU macro should be declared in the project or makefile. 0020 */ 0021 #if (defined(CPU_MIMXRT1052CVJ5B) || defined(CPU_MIMXRT1052CVL5B) || defined(CPU_MIMXRT1052DVJ6B) || \ 0022 defined(CPU_MIMXRT1052DVL6B)) 0023 0024 #define MIMXRT1052_SERIES 0025 0026 /* CMSIS-style register definitions */ 0027 #include "MIMXRT1052.h" 0028 /* CPU specific feature definitions */ 0029 #include "MIMXRT1052_features.h" 0030 0031 #else 0032 #error "No valid CPU defined!" 0033 #endif 0034 0035 #endif /* __FSL_DEVICE_REGISTERS_H__ */ 0036 0037 /******************************************************************************* 0038 * EOF 0039 ******************************************************************************/
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |