![]() |
|
|||
File indexing completed on 2025-05-11 08:22:50
0001 /* SPDX-License-Identifier: BSD-2-Clause */ 0002 0003 /* 0004 * Copyright (C) 2023 embedded brains GmbH & Co. KG 0005 * 0006 * Redistribution and use in source and binary forms, with or without 0007 * modification, are permitted provided that the following conditions 0008 * are met: 0009 * 1. Redistributions of source code must retain the above copyright 0010 * notice, this list of conditions and the following disclaimer. 0011 * 2. Redistributions in binary form must reproduce the above copyright 0012 * notice, this list of conditions and the following disclaimer in the 0013 * documentation and/or other materials provided with the distribution. 0014 * 0015 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 0016 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 0017 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 0018 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 0019 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 0020 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 0021 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 0022 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 0023 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 0024 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 0025 * POSSIBILITY OF SUCH DAMAGE. 0026 */ 0027 0028 #include <bsp/flash-headers.h> 0029 #include <bspopts.h> 0030 0031 const flexspi_nor_config_t imxrt_flexspi_config = { 0032 .memConfig = { 0033 .tag = FLEXSPI_CFG_BLK_TAG, 0034 .version = FLEXSPI_CFG_BLK_VERSION, 0035 .readSampleClkSrc = kFlexSPIReadSampleClk_LoopbackInternally, 0036 .csHoldTime = 1u, /* In serial Clk cycles. tSLCH = 3ns for the W25Q64JV. */ 0037 .csSetupTime = 1u, /* In serial Clk cycles. tCHSH = 3ns for the W25Q64JV. */ 0038 .columnAddressWidth = 0u, /* W25Q64JV needs one linear address. */ 0039 .controllerMiscOption = 0u, 0040 .deviceType = kFlexSpiDeviceType_SerialNOR, 0041 .sflashPadType = kSerialFlash_4Pads, 0042 .serialClkFreq = kFlexSpiSerialClk_100MHz, /* FIXME: 133MHz should be possible */ 0043 .sflashA1Size = IMXRT_MEMORY_FLASH_SIZE, 0044 .dataValidTime = {0u, 0u}, /* Only relevant for Clock < 100MHz */ 0045 .busyOffset = 0, 0046 .busyBitPolarity = 0, 0047 .lookupTable = { 0048 /* Read LUTs */ 0049 [4 * NOR_CMD_LUT_SEQ_IDX_READ + 0] = FLEXSPI_LUT_SEQ( 0050 CMD_SDR, FLEXSPI_1PAD, 0xEB, 0051 RADDR_SDR, FLEXSPI_4PAD, 24), 0052 [4 * NOR_CMD_LUT_SEQ_IDX_READ + 1] = FLEXSPI_LUT_SEQ( 0053 DUMMY_SDR, FLEXSPI_4PAD, 6, 0054 READ_SDR, FLEXSPI_4PAD, 4), 0055 /* Read Status LUTs */ 0056 [4 * NOR_CMD_LUT_SEQ_IDX_READSTATUS + 0] = FLEXSPI_LUT_SEQ( 0057 CMD_SDR, FLEXSPI_1PAD, 0x5, 0058 READ_SDR, FLEXSPI_1PAD, 4), 0059 /* Write Enable LUTs */ 0060 [4 * NOR_CMD_LUT_SEQ_IDX_WRITEENABLE + 0] = 0, 0061 /* Erase Sector LUTs */ 0062 [4 * NOR_CMD_LUT_SEQ_IDX_ERASESECTOR + 0] = 0, 0063 /* Page Program LUTs */ 0064 [4 * NOR_CMD_LUT_SEQ_IDX_PAGEPROGRAM + 0] = 0, 0065 /* Erase Chip LUTs */ 0066 [4 * NOR_CMD_LUT_SEQ_IDX_CHIPERASE + 0] = 0, 0067 }, 0068 }, 0069 .pageSize = 256, 0070 .sectorSize = 4096, 0071 .blockSize = 32 * 1024, 0072 .isUniformBlockSize = 1, 0073 };
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |