![]() |
|
|||
File indexing completed on 2025-05-11 08:22:50
0001 /* 0002 * Copyright 2018 NXP. 0003 * All rights reserved. 0004 * 0005 * SPDX-License-Identifier: BSD-3-Clause 0006 */ 0007 0008 #include "fsl_common.h" 0009 #include "fsl_iomuxc.h" 0010 #include <bsp.h> 0011 #include <bsp/start.h> 0012 0013 BSP_START_TEXT_SECTION 0014 void BOARD_InitDEBUG_UARTPins(void) { 0015 CLOCK_EnableClock(kCLOCK_Iomuxc); /* iomuxc clock (iomuxc_clk_enable): 0x03u */ 0016 0017 IOMUXC_SetPinMux( 0018 IOMUXC_GPIO_AD_B0_12_LPUART1_TXD, /* GPIO_AD_B0_12 is configured as LPUART1_TX */ 0019 0U); /* Software Input On Field: Input Path is determined by functionality */ 0020 IOMUXC_SetPinMux( 0021 IOMUXC_GPIO_AD_B0_13_LPUART1_RXD, /* GPIO_AD_B0_13 is configured as LPUART1_RX */ 0022 0U); /* Software Input On Field: Input Path is determined by functionality */ 0023 IOMUXC_SetPinConfig( 0024 IOMUXC_GPIO_AD_B0_12_LPUART1_TXD, /* GPIO_AD_B0_12 PAD functional properties : */ 0025 0x10B0u); /* Slew Rate Field: Slow Slew Rate 0026 Drive Strength Field: R0/6 0027 Speed Field: medium(100MHz) 0028 Open Drain Enable Field: Open Drain Disabled 0029 Pull / Keep Enable Field: Pull/Keeper Enabled 0030 Pull / Keep Select Field: Keeper 0031 Pull Up / Down Config. Field: 100K Ohm Pull Down 0032 Hyst. Enable Field: Hysteresis Disabled */ 0033 IOMUXC_SetPinConfig( 0034 IOMUXC_GPIO_AD_B0_13_LPUART1_RXD, /* GPIO_AD_B0_13 PAD functional properties : */ 0035 0x10B0u); /* Slew Rate Field: Slow Slew Rate 0036 Drive Strength Field: R0/6 0037 Speed Field: medium(100MHz) 0038 Open Drain Enable Field: Open Drain Disabled 0039 Pull / Keep Enable Field: Pull/Keeper Enabled 0040 Pull / Keep Select Field: Keeper 0041 Pull Up / Down Config. Field: 100K Ohm Pull Down 0042 Hyst. Enable Field: Hysteresis Disabled */ 0043 }
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |