![]() |
|
|||
File indexing completed on 2025-05-11 08:22:49
0001 /* SPDX-License-Identifier: BSD-2-Clause */ 0002 0003 /** 0004 * @file 0005 * 0006 * @ingroup RTEMSBSPsARMFVP 0007 * 0008 * @brief This source file contains the implementation of bsp_start_hook_0() 0009 * and bsp_start_hook_1(). 0010 */ 0011 0012 /* 0013 * Copyright (C) 2020 embedded brains GmbH & Co. KG 0014 * 0015 * Redistribution and use in source and binary forms, with or without 0016 * modification, are permitted provided that the following conditions 0017 * are met: 0018 * 1. Redistributions of source code must retain the above copyright 0019 * notice, this list of conditions and the following disclaimer. 0020 * 2. Redistributions in binary form must reproduce the above copyright 0021 * notice, this list of conditions and the following disclaimer in the 0022 * documentation and/or other materials provided with the distribution. 0023 * 0024 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 0025 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 0026 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 0027 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 0028 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 0029 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 0030 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 0031 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 0032 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 0033 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 0034 * POSSIBILITY OF SUCH DAMAGE. 0035 */ 0036 0037 #ifdef HAVE_CONFIG_H 0038 #include "config.h" 0039 #endif 0040 0041 #include <bsp.h> 0042 #include <bsp/start.h> 0043 0044 #include <rtems/score/aarch32-pmsa.h> 0045 #include <rtems/score/aarch32-system-registers.h> 0046 0047 #ifdef RTEMS_SMP 0048 #include <rtems.h> 0049 #include <rtems/score/smpimpl.h> 0050 0051 #include <bsp/irq-generic.h> 0052 0053 #include <dev/irq/arm-gic-irq.h> 0054 #endif 0055 0056 void bsp_start_hook_0( void ) 0057 { 0058 #ifdef RTEMS_SMP 0059 uint32_t cpu_index_self; 0060 0061 cpu_index_self = _SMP_Get_current_processor(); 0062 0063 if ( cpu_index_self != 0 ) { 0064 /* 0065 * The FVP jumps to the entry point of the ELF file on all processors. 0066 * Prevent the fatal errors SMP_FATAL_MULTITASKING_START_ON_INVALID_PROCESSOR 0067 * and SMP_FATAL_MULTITASKING_START_ON_UNASSIGNED_PROCESSOR this way. 0068 */ 0069 if ( !_SMP_Should_start_processor( cpu_index_self ) ) { 0070 while ( true ) { 0071 _ARM_Wait_for_event(); 0072 } 0073 } 0074 0075 _AArch32_PMSA_Initialize_default(); 0076 arm_gic_irq_initialize_secondary_cpu(); 0077 0078 /* Change the VBAR from the start to the normal vector table */ 0079 _AArch32_Write_vbar( (uint32_t) bsp_vector_table_begin ); 0080 0081 bsp_interrupt_vector_enable( ARM_GIC_IRQ_SGI_0 ); 0082 _SMP_Start_multitasking_on_secondary_processor( 0083 _Per_CPU_Get_by_index( cpu_index_self ) 0084 ); 0085 } 0086 #endif 0087 } 0088 0089 void bsp_start_hook_1( void ) 0090 { 0091 bsp_start_copy_sections(); 0092 _AArch32_PMSA_Initialize_default(); 0093 bsp_start_clear_bss(); 0094 }
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |