Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:22:49

0001 /*
0002  * CSB337 and CSB637 (KIT637_V6) Memory map
0003  *
0004  * Copyright (c) 2004 by Jay Monkman <jtm@lopingdog.com>
0005  * File from the old CSB337 RTEMS BSP
0006  * 
0007  *  Modified by Joel Sherill 
0008  *  from OAR Corporation and 
0009  *  Fernando Nicodemos <fgnicodemos@terra.com.br>
0010  *  from NCB - Sistemas Embarcados Ltda. (Brazil)
0011  * 
0012  *  The license and distribution terms for this file may be
0013  *  found in the file LICENSE in this distribution or at
0014  *  http://www.rtems.org/license/LICENSE.
0015  */
0016 
0017 #include <rtems.h>
0018 #include <libcpu/mmu.h>
0019 
0020 #include <bspopts.h>
0021 
0022 /* Remember, the ARM920 has 64 TLBs. If you have more 1MB sections than
0023  * that, you'll have TLB lookups, which could hurt performance.
0024  */
0025 mmu_sect_map_t mem_map[] = {
0026 /*  <phys addr>  <virt addr> <size> <flags> */
0027     {0x00200000, 0x00000000,   1,    MMU_CACHE_NONE},     /* SRAM */
0028     {0x00200000, 0x00200000,   1,    MMU_CACHE_NONE},     /* SRAM */
0029     {0x10000000, 0x10000000,   8,    MMU_CACHE_NONE},     /* FLASH */
0030 #if csb637 /* CSB637 or KIT637_V6 */
0031     {0x20000000, 0x20000000,  64,    MMU_CACHE_WTHROUGH}, /* SDRAM */
0032 #elif kit637_v6 
0033     {0x20000000, 0x20000000,  64,    MMU_CACHE_WTHROUGH}, /* SDRAM */
0034 #else /* CSB337 */
0035     {0x20000000, 0x20000000,  32,    MMU_CACHE_WTHROUGH}, /* SDRAM */
0036 #endif
0037 #if ENABLE_LCD /* KIT637_V6 Video buffer */
0038     {0x30000000, 0x30000000,   8,    MMU_CACHE_NONE},     /* Video buffer - 8MB */
0039 #else /* CSB337 Video buffer */
0040     {0x30000000, 0x30000000,   1,    MMU_CACHE_NONE},     /* Video buffer - 1MB */
0041 #endif
0042     {0x40000000, 0x40000000,   1,    MMU_CACHE_NONE},     /* Expansion CS0 */
0043     {0x50000000, 0x50000000,   1,    MMU_CACHE_NONE},     /* CF CE 1 */
0044     {0x60000000, 0x60000000,   1,    MMU_CACHE_NONE},     /* CF CE 1 */
0045     {0x70000000, 0x70000000,   1,    MMU_CACHE_NONE},     /* CF CE 2 */
0046     {0x80000000, 0x80000000,   1,    MMU_CACHE_NONE},     /* Expansion CS0 */
0047     {0xfff00000, 0xfff00000,   1,    MMU_CACHE_NONE},     /* Internal regs */
0048     {0x00000000, 0x00000000,   0,    0}                   /* The end */
0049 };
0050