![]() |
|
|||
File indexing completed on 2025-05-11 08:22:48
0001 /** 0002 * @file 0003 * 0004 * @ingroup arm_beagle 0005 * 0006 * @brief BeagleBone Black BSP definitions. 0007 */ 0008 0009 /** 0010 * Copyright (c) 2015 Ketul Shah <ketulshah1993 at gmail.com> 0011 * 0012 * The license and distribution terms for this file may be 0013 * found in the file LICENSE in this distribution or at 0014 * http://www.rtems.org/license/LICENSE. 0015 */ 0016 0017 #ifndef LIBBSP_ARM_BEAGLE_BEAGLEBONEBLACK_H 0018 #define LIBBSP_ARM_BEAGLE_BEAGLEBONEBLACK_H 0019 0020 /* In general GPIOs of BeagleBone Black/White can be addressed 0021 * using two 46-pin dual-row expansion connectors P9 and P8, 0022 * which are also known as Expansion A and Expansion B Connectors, 0023 * respectively. 0024 * 0025 * Each Expansion Connector consists of 23 pins. So 2x23 pins would 0026 * be available. It has 4 GPIO Banks each consists of 32 pins each. 0027 * Toatal number of pins are 128 (32x4). 0028 * 0029 * So for mapping between generalized pin name and the unique pin 0030 * numbers in this header file Macros are declared. 0031 */ 0032 0033 /* USER LEDs of BeagleBone Black */ 0034 #define BBB_LED_USR0 53 /* USR LED0 */ 0035 #define BBB_LED_USR1 54 /* USR LED1 */ 0036 #define BBB_LED_USR2 55 /* USR LED2 */ 0037 #define BBB_LED_USR3 56 /* USR LED3 */ 0038 0039 /* Header P8 of BeagleBone Black */ 0040 #define BBB_P8_7 66 /* GPIO2_2 */ 0041 #define BBB_P8_8 67 /* GPIO2_3 */ 0042 #define BBB_P8_9 69 /* GPIO2_5 */ 0043 #define BBB_P8_10 68 /* GPIO2_4 */ 0044 #define BBB_P8_11 45 /* GPIO1_13 */ 0045 #define BBB_P8_12 44 /* GPIO1_12 */ 0046 #define BBB_P8_13 23 /* GPIO0_23 */ 0047 #define BBB_P8_14 26 /* GPIO0_26 */ 0048 #define BBB_P8_15 47 /* GPIO1_15 */ 0049 #define BBB_P8_16 46 /* GPIO1_14 */ 0050 #define BBB_P8_17 27 /* GPIO0_27 */ 0051 #define BBB_P8_18 65 /* GPIO2_1 */ 0052 #define BBB_P8_19 22 /* GPIO0_22 */ 0053 #define BBB_P8_26 61 /* GPIO1_29 */ 0054 0055 /* Header P9 of BeagleBone Black */ 0056 #define BBB_P9_11 30 /* GPIO0_30 */ 0057 #define BBB_P9_12 60 /* GPIO1_28 */ 0058 #define BBB_P9_13 31 /* GPIO0_31 */ 0059 #define BBB_P9_14 50 /* GPIO1_18 */ 0060 #define BBB_P9_15 48 /* GPIO1_16 */ 0061 #define BBB_P9_16 51 /* GPIO1_19 */ 0062 #define BBB_P9_17 5 /* GPIO0_5 */ 0063 #define BBB_P9_18 4 /* GPIO0_4 */ 0064 #define BBB_P9_23 49 /* GPIO1_17 */ 0065 #define BBB_P9_24 15 /* GPIO0_15 */ 0066 #define BBB_P9_26 14 /* GPIO1_14 */ 0067 #define BBB_P9_27 115/* GPIO3_19 */ 0068 #define BBB_P9_30 112/* GPIO3_16 */ 0069 #define BBB_P9_41 20 /* GPIO0_20 */ 0070 #define BBB_P9_42 7 /* GPIO0_7 */ 0071 0072 #endif /* LIBBSP_ARM_BEAGLE_GPIO_H */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |