Back to home page

LXR

 
 

    


File indexing completed on 2025-05-11 08:22:42

0001 /* SPDX-License-Identifier: BSD-2-Clause */
0002 
0003 /**
0004  * @file
0005  *
0006  * @ingroup RTEMSBSPsAArch64XilinxZynqMP
0007  *
0008  * @brief This header file provides the BSP's IRQ definitions.
0009  */
0010 
0011 /*
0012  * Copyright (C) 2020 On-Line Applications Research Corporation (OAR)
0013  * Written by Kinsey Moore <kinsey.moore@oarcorp.com>
0014  *
0015  * Redistribution and use in source and binary forms, with or without
0016  * modification, are permitted provided that the following conditions
0017  * are met:
0018  * 1. Redistributions of source code must retain the above copyright
0019  *    notice, this list of conditions and the following disclaimer.
0020  * 2. Redistributions in binary form must reproduce the above copyright
0021  *    notice, this list of conditions and the following disclaimer in the
0022  *    documentation and/or other materials provided with the distribution.
0023  *
0024  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
0025  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
0026  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
0027  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
0028  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
0029  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
0030  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
0031  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
0032  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
0033  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
0034  * POSSIBILITY OF SUCH DAMAGE.
0035  */
0036 
0037 #ifndef LIBBSP_AARCH64_XILINX_ZYNQMP_IRQ_H
0038 #define LIBBSP_AARCH64_XILINX_ZYNQMP_IRQ_H
0039 
0040 #ifndef ASM
0041 
0042 #include <rtems.h>
0043 
0044 #include <dev/irq/arm-gic-irq.h>
0045 
0046 #ifdef __cplusplus
0047 extern "C" {
0048 #endif /* __cplusplus */
0049 
0050 #define BSP_INTERRUPT_VECTOR_COUNT 192
0051 
0052 /* Interrupts vectors */
0053 #define BSP_TIMER_VIRT_PPI 27
0054 #define BSP_TIMER_PHYS_NS_PPI 30
0055 #define ZYNQMP_IRQ_OCM 42
0056 #define ZYNQMP_IRQ_QSPI 47
0057 #define ZYNQMP_IRQ_I2C_0 49
0058 #define ZYNQMP_IRQ_I2C_1 50
0059 #define ZYNQMP_IRQ_UART_0 53
0060 #define ZYNQMP_IRQ_UART_1 54
0061 #define ZYNQMP_IRQ_ETHERNET_0 89
0062 #define ZYNQMP_IRQ_ETHERNET_1 91
0063 #define ZYNQMP_IRQ_ETHERNET_2 93
0064 #define ZYNQMP_IRQ_ETHERNET_3 95
0065 #define ZYNQMP_IRQ_DDR 144
0066 #define ZYNQMP_IRQ_CACHE 183
0067 
0068 /** @} */
0069 
0070 #ifdef __cplusplus
0071 }
0072 #endif /* __cplusplus */
0073 
0074 #endif /* ASM */
0075 
0076 #endif /* LIBBSP_AARCH64_XILINX_ZYNQMP_IRQ_H */