![]() |
|
|||
File indexing completed on 2025-05-11 08:22:42
0001 /* SPDX-License-Identifier: BSD-2-Clause */ 0002 0003 /** 0004 * @file 0005 * 0006 * @ingroup RTEMSBSPsAArch64Raspberrypi4 0007 * 0008 * @brief This source file contains the default MMU tables and setup. 0009 */ 0010 0011 /* 0012 * Copyright (C) 2022 Mohd Noor Aman 0013 * 0014 * 0015 * Redistribution and use in source and binary forms, with or without 0016 * modification, are permitted provided that the following conditions 0017 * are met: 0018 * 1. Redistributions of source code must retain the above copyright 0019 * notice, this list of conditions and the following disclaimer. 0020 * 2. Redistributions in binary form must reproduce the above copyright 0021 * notice, this list of conditions and the following disclaimer in the 0022 * documentation and/or other materials provided with the distribution. 0023 * 0024 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 0025 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 0026 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 0027 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 0028 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 0029 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 0030 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 0031 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 0032 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 0033 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 0034 * POSSIBILITY OF SUCH DAMAGE. 0035 */ 0036 0037 #include <bsp.h> 0038 #include <bsp/start.h> 0039 #include <bsp/aarch64-mmu.h> 0040 #include <bsp/raspberrypi.h> 0041 #include <libcpu/mmu-vmsav8-64.h> 0042 0043 0044 BSP_START_DATA_SECTION static const aarch64_mmu_config_entry 0045 raspberrypi_4_mmu_config_table[] = { 0046 AARCH64_MMU_DEFAULT_SECTIONS, 0047 0048 { /* RPI peripheral address */ 0049 .begin = (unsigned)RPI_PERIPHERAL_BASE, 0050 .end = (unsigned)RPI_PERIPHERAL_BASE + (unsigned)RPI_PERIPHERAL_SIZE, 0051 .flags = AARCH64_MMU_DEVICE 0052 }, 0053 0054 { /* RPI ARM local registers */ 0055 .begin = (unsigned)BCM2711_LOCAL_REGS_BASE, 0056 .end = (unsigned)BCM2711_LOCAL_REGS_BASE + (unsigned)BCM2711_LOCAL_REGS_SIZE, 0057 .flags = AARCH64_MMU_DEVICE 0058 }, 0059 0060 { /* RPI GIC Interface address */ 0061 .begin = 0xFF800000U, 0062 .end = 0xFFA00000U, 0063 .flags = AARCH64_MMU_DEVICE 0064 } 0065 0066 }; 0067 /* 0068 * Make weak and let the user override. 0069 */ 0070 BSP_START_TEXT_SECTION void 0071 raspberrypi_4_setup_mmu_and_cache( void ) __attribute__ ((weak)); 0072 0073 BSP_START_TEXT_SECTION void 0074 raspberrypi_4_setup_mmu_and_cache( void ) 0075 { 0076 aarch64_mmu_control *control = &aarch64_mmu_instance; 0077 0078 aarch64_mmu_setup(); 0079 0080 aarch64_mmu_setup_translation_table( 0081 control, 0082 &raspberrypi_4_mmu_config_table[ 0 ], 0083 RTEMS_ARRAY_SIZE( raspberrypi_4_mmu_config_table ) 0084 ); 0085 0086 aarch64_mmu_enable( control ); 0087 }
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.3.7 LXR engine. The LXR team |
![]() ![]() |